I. INTRODUCTION

W
ITH each new generation of deep submicrometer VLSI technologies, testing, debugging, and diagnosis of VLSI circuits become more difficult and expensive. In addition to higher circuit complexity for a deeper submicrometer technology, larger process variations, greater interconnection delays relative to transistor switching time, and larger leakage current also contribute to make the testing more challenging. It is a general consensus among test engineers that accessibility, i.e., controllability and observability, to internal nodes for both 2-D and 3-D ICs is essential to address the testing problems [1] - [12] . Conventional design-for-testability (DFT) methods, such as scan design, provide dedicated or shared signal paths between I/O pins and internal nodes [13] - [15] . As the circuit complexity increases, the number of internal nodes increases proportionally, and individual internal nodes are less accessible due to the limited number of available I/O pins.
One promising approach to provide ubiquitous accessibility to internal nodes is the dual use of power pins and power distribution networks (PDNs) for data communications as well as power delivery, which is essentially power line communications (PLCs) at the IC level [1] . The PLC at the IC level would be useful for low data rate communications such as scan design, system debugging, and fault diagnosis. The approach also eliminates the need to route a data path from the node to an external data pin.
To the best of our knowledge, PLC in an IC environment was exclusively reported in [1] and [21] - [29] . Fig. 1 shows the conceptual PLC system in an IC environment considered for our research. A test instrument sends the data superimposed on the supply voltage of a system board. The signal travels through a power pin(s), the power planes of a package, and the PDN, and then it reaches at the intended node(s). The PLC receiver embedded inside a chip extracts the data from the power line. All the previous PLC receivers designed in [21] - [23] , [25] - [27] , and [29] report only the simulation results. This paper presents a PLC receiver, whose main design objective is robust operation under supply voltage variations and droops. The proposed PLC receiver was designed and fabricated in CMOS 0.18-μm technology with a supply voltage of 1.8 V.
The remainder of this paper is organized as follows. Section II provides the background of the proposed work, specifically operating conditions of PLC in ICs and our previous works. Section III describes the proposed PLC receiver and its building blocks. Section IV presents the measured results. Section V provides the conclusions and the future works for PLC in ICs.
II. PRELIMINARIES
A. Operating Environment
PLC at the IC level faces a different set of technical challenges from that of the traditional PLC over such applications as power lines of residential buildings and long distance transmission lines. First, power lines of a chip are very noisy due to factors, such as cyclostationary background noise, resulting from switching synchronous to the main and subclocks, strong deterministic components at frequencies corresponding to those clocks, and low-frequency (20-100 MHz) noise resulting from the resonances of the PDN [16] . Resultantly, the signal-to-noise ratio (SNR) of PLC at the IC level is low, which would require special treatments. One rudimentary approach is to increase the signal level of the data superimposed on the supply voltage. However, the superimposed data signal should not affect the integrity of the supply voltage, and the variations of the supply voltage for ICs should remain less than ±10% [17] . Second, the supply voltage varies and droops in space. It is caused by the factors such as nonideal voltage regulators, IR drop, and varying power consumption of underlying blocks. Bernstein et al. [30] reported that the supply voltage droop ranges from 3% to 15% of the supply voltage across the chip area. Therefore, it is necessary for a PLC receiver in an IC to overcome large voltage variations and droops. Third, a PDN is heavily damped with the decoupling capacitors connected to power lines. It intends to reduce the slew rate of current variations by locally supplying or sinking currents and suppress voltage and current ringings at power lines. Consequently, a PDN behaves as a low-pass filter, which prevents high-frequency data signals from propagating through the PDN. The problem is aggravated when a data signal travels through the power and ground planes of the package shown in Fig. 1 .
B. Previous Works
To the best of our knowledge, we are the only group who reported the works on PLC in ICs in [1] and [21] - [29] . Our group proposed PLC in ICs to reduce the pin count, size, and hence the cost of a chip initially [21] and later to increase the channel capacity for the multiple parallel scan design in [1] . To follow up the proposal, we investigated several relevant topics for PLC in ICs, and reviewed them briefly as follows.
We measured the propagation loss from a core power supply pin to an on-chip node of a PDN of a cold Pentium 4 die (65 nm version) [24] . The largest passband was observed ∼2 GHz over a 200-MHz band, and the path loss increases above 40 dB beyond 2.5 GHz. Other measurements were carried out on three different samples of cold 45-nm Core 2 Duo processors and two randomly picked locations on the PDNs [28] . The averaged transfer function shows narrow sporadic passbands, where about 5% ∼ 7% of the input signal passes through the PDN. We observed that there is little correlation between the passbands of the 65 nm Pentium 4 and that for the 45-nm Core 2 Duo processors.
We suggested the use of ultrawideband (UWB) and direct-sequence code division multiple access (DS-CDMA) communication technologies to circumvent the blocking of data signals in low frequencies at packages and PDNs and increase the SNR [21] , [22] , [25] . Compared with the traditional narrow-band communication systems, UWB signaling has several advantages, such as high data rate, low average power, and simple RF circuitry [31] . Shannon's theorem states that the channel capacity is given as B × log 2 (1 + SNR), where B is the bandwidth [32] . As the bandwidth is much larger (on the order of several gigahertz) for UWB than a narrow-band signal, the SNR can be much smaller for UWB to achieve the same data rate. The DS-CDMA technology assigns a codeword to each bit of information called spreading, and orthogonal codewords are assigned to different users or power pins for the PLC in ICs to support multiple channels. The spreading operation represents 1 bit of data as a series of binary pulses spread over a codeword, which increases the pulse repetition frequency. The benefit of spreading is the processing gain, which is 10 × log (spreading_ factor) in decibel. For example, the spreading factor for 4-bit codewords is 4, which yields a processing gain of 6 dB, or increases the SNR by 6 dB. We also investigated the modeling of I/O pads and PDNs, and estimated the performance of the proposed PLC systems [22] , [25] .
We designed several versions of PLC receivers and transmitters for the proposed PLC system in ICs [23] , [25] - [27] , [29] . The first PLC receiver was designed in TSMC 0.18-μm CMOS process [23] . Transient simulations indicate that the PLC receiver can recover data from impulses with the amplitude of ∼90 mV and the period of 300 ps superimposed on the supply voltage of 1.8 V. The pulse repetition rate of the impulses is 1 GHz. A PLC receiver based on a correlator is reported in [26] , and its improved version is reported in [27] . Another PLC receiver based on a differential Schmitt trigger is presented in [29] . Design of a transmitter for the proposed system is reported in [25] . All the above PLC receivers and transmitters report only simulation results. This paper presents a PLC receiver whose main design objective is the robust operation under voltage variations and droops of the supply voltage. The PLC receiver intends to demonstrate the feasibility of a robust receiver as a proof of concept. Therefore, regular pulses (rather than UWB) with a low repetition frequency of 10 Mb/s and a simple amplitude shift keying (ASK) are adopted for the receiver. The receiver was designed and fabricated in CMOS 0.18-μm technology with a supply voltage of 1.8 V.
C. Amplitude Shift Keying
Various types of digital modulation schemes, such as ASK, phase-shift keying, and frequency-shift keying, are possible for PLC at the IC level. A major requirement for the PLC in ICs is small area for on-chip receivers and transmitters, while high data rates are not critical for applications, such as scan design, system debugging, and fault diagnosis. The proposed PLC receiver adopts binary ASK, in which a signal level higher than V DD + V TH represents logic 1 and a signal level lower than V DD + V TH logic 0, where V TH is a preset threshold voltage. A PLC receiver adopting the binary ASK is simple and easy to implement, which leads to low circuit complexity and, hence, small area. However, ASK is susceptible to noise and disturbances, which can be mitigated through the system design (such as adoption of UWB and DS-CDMA technologies) and the circuit design such as a differential Schmitt trigger adopted for the proposed PLC receiver.
III. PROPOSED PLC RECEIVER
The proposed on-chip PLC receiver receives the data superimposed on power lines, and the data (such as scan test data) are sent from a test instrument. Therefore, the transmitter for the PLC receiver is an external instrument rather than the one on the same chip. The receiver was designed in CMOS 0.18-μm technology with a supply voltage of 1.8 V. It consists of three building blocks, and this section describes the design of each building block.
A. Block Diagram
A block diagram of the proposed PLC receiver is shown in Fig. 2 . The proposed PLC receiver consists of three blocks, each sharing the same supply voltage (V DD + v dd (t)). The first block is a level shifter, which lowers the dc level of the signal superimposed on the supply voltage. The levelshifted signal is processed by the subsequent block, a signal extractor, which amplifies the signal and converts it to a differential signal. The logic restorer, which is a differential Schmitt trigger, recovers logic values from the differential signal. The design and operation of each block is explained below.
B. Level Shifter
The level shifter shown in Fig. 3 can be treated as a common source amplifier with diode-connected load as, in which the amplifier input is fixed to a bias voltage V bias . The level shifter propagates the data signal v dd (t) imposed on the supply voltage V DD to the output while lowering the dc voltage level of the signal to 0.5 V DD . To propagate the data signal superimposed on the supply voltage to the output, the output should be sensitive to supply voltage variations. In other words, contrary to a typical amplifier design, the power supply rejection ratio (PSRR) of the level shifter should be set to small.
The PSRR of the common source amplifier with the gate of M 1 as the input is defined as the ratio of the voltage gain from the input to the voltage gain from the supply voltage [33] where A v is the small-signal voltage gain from the input (i.e., the gate of M 1 ) to the output of the amplifier, and A V DD is the small-signal gain from the power supply to the output. A v is obtained as
where g m1 and g m2 are the transconductances of M 1 and M 2 , respectively. A V DD is obtained as in (3) and becomes 1 ignoring the channel length modulation [34] A V DD = r o1 1/g m2 + r o1 ≈ 1.
Thus, the PSRR of a common source amplifier is expressed as
The transconductance of a MOS transistor is
By substituting (5) in (4), the PSRR becomes
Equation (6) indicates that the PSRR can be lowered by setting (W /L) 1 small, (W /L) 2 large, the overdrive voltage of M 1 small, and the overdrive voltage of M 2 large. This means that the bias voltage and the W /L ratio of M 1 should be set to small, while operating M 1 in saturation. Since the desired dc voltage level at the output of the sensing circuit is 0.5 V DD , the condition sets the overdrive voltage of M 2 . A large W /L ratio for M 2 increases the current I D , and so it is a compromise between low-power dissipation and low PSRR. The overdrive voltage (V GS -V TH ) of M 1 is set to a near minimal (= 0.08 V) for the proposed level shifter and that for M 2 large (= 0.373 V). In addition, (W /L) 1 is set relatively small (= 22.2), and (W /L) 2 relatively large (= 55.6). The resultant PSRR for the level shifter is 1.3 (or 2.27 dB), which is small compared with a typical value of analog amplifiers ranging from 65 to 80 dB [35] . 
C. Signal Extractor
The input signal of the signal extractor is the data signal offset with 0.5 V DD , and the signal extractor amplifies the data signal while removing the dc offset voltage. The signal extractor shown in Fig. 4 is a differential amplifier, in which one input is connected to an RC low-pass filter. The low-pass filter intends to extract the dc value of the signal. The differential amplifier rejects the common-mode signal of the two inputs or the dc value. It also converts a single-ended input into a differential output pair.
The voltage gain of the differential amplifier is expressed as
where g m2 and g m3 are equal to μC ox (W/L)(V GS -V TH ). The gain increases by increasing W /L and/or R D at the cost of a larger device size and increased parasitic capacitances. A larger R D also leads to a higher voltage drop to limit the maximum voltage swing. The transistor size, W /L, of the proposed signal extractor is set to 30/0.5 μm and R D to 3 K , which achieves the amplifier gain of 10 dB. It should be noted that a relatively large transistor size and a large resistor minimize the input dc offset due to mismatches.
The RC low-pass filter intends to pass the dc value, which can possibly vary or fluctuate, while removing the signal. The filter is off-chip for our test chip, which enables us to try different cutoff frequencies. The resistor R of the filter is set to 3 K and the capacitor 5 nF for our experiments. The −3 dB cutoff frequency of the RC filter is 10.6 KHz. Note that it is desirable for the RC-filter to be on-chip for the final design, which is possible through the increase of the data rate and hence the cutoff frequency.
D. Logic Restorer
The logic restorer translates the data in the form of an analog differential signal into logic values. It is based on the differential Schmitt trigger presented in [36] and is shown Fig. 5 . A key aspect of the Schmitt trigger is the hysteresis generated through the regenerative feedback circuit, specifically a cross-coupled inverter pair. When a new data signal is applied to the logic restorer, the clock is turned from low to high and turns OFF M 5 and M 6 . It reduces the current supplied to the differential amplifier, which results in a smaller gap between the high and the low threshold voltages. The cross-coupled inverter pair settles to a high or low state, and hence the output of the logic restorer. Then, the clock signal becomes low, and M 5 and M 6 are turned ON. The gap between the two threshold voltages becomes wider, which increases the immunity to noise and disturbances.
E. Scalability and Location of the PLC Receiver
The level shifter is a rather unique block and specific for our PLC receiver. The level shifter has two transistors in cascode, so it can be scaled to lower supply voltages easily. Consider that the resistive load for the signal extractor is replaced by a current source. Then, both the signal extractor and the Schmitt trigger have three transistors in cascode, which are common for analog circuits. Therefore, they would scale along with other analog circuits. It should be noted that the two blocks are commonly used building blocks for analog circuits, and have been migrated to the advanced processing technologies with lower supply voltages. When compared with digital circuits, analog circuits do not scale well in the supply voltage. Therefore, the proposed PLC receiver, or its variations, may not be applicable for extremely low supply voltages such as those for low-power digital circuits operating at very low supply voltages.
The physical location of a PLC receiver on the chip affects its performance. Obviously, a PLC receiver located closer to the source, i.e., the power pin through which the data signal is applied, performs better. The cost is possibly a long signal path from the receiver to the target logic block to which the data are applied. Impact on the signal quality at various locations inside a chip was investigated in [22] , and simulation results for a ball grid array package are reported.
IV. MEASUREMENT RESULTS
The proposed PLC receiver was designed and fabricated in CMOS 0.18-μm technology with a supply voltage of 1.8 V. The threshold value is set to 45 mV (or 2.5% of the supply voltage). This means that a signal value is interpreted as logic 0 (1) if it is lower (greater) than 1.845 V under the supply voltage of 1.8 V. Note that the threshold value is well below the tolerable range of ±10% of the supply voltage. Fig. 6 shows the setup for the measurement of test chips. The data rate of the signal was set to 10 Mb/s for the measurements. First, the performance of the individual blocks of the PLC receiver was measured followed by the performance of the entire receiver. 
A. Level Shifter
B. Signal Extractor
The signal extractor is a differential amplifier, in which one input is connected to an RC low-pass filter with a cutoff frequency of 10.6 KHz. 
C. Logic Restorer
First, we measured the two threshold voltages of the logic restorer (or the differential Schmitt trigger). A ramp signal with a peak-to-peak 1.8 V is applied to the positive input V in+ , while the negative input V in− is fixed at 1 V and the clock Fig . 9 shows the input and output voltage waveforms of the logic restorer. The data signal is superimposed on the supply voltage of 1.8 V. The top waveform is the clock signal with a frequency of 10 MHz. The middle waveform shows the applied input signal to represent 1.15 V for logic 1 and 0.95 V for logic 0. The bottom waveform shows the restoration of the logic values, in which the data signal is evaluated at the rising edge of the clock. The output signal for logic 1 fluctuates during the high clock period due to a narrow gap between the two threshold values. As the clock becomes low, the gap widens and the output signal is latched to the correct logic value. One problem for the logic restorer is large peaks for logic 1 during a high clock period, which could damage the chip. The peak values could be reduced through the reduction of bias currents and the scaling of the supply voltage at the cost of speed and possibly reduced noise immunity. The logic restorer draws 1.34 mA under 1.8 V supply voltage and dissipates 2.41 mW.
D. PLC Receiver
Now, the three blocks of the PLC receiver are connected together after the verification of the operation of individual blocks, and the power line channel is modeled as a cascade of two low-pass filters with a −3 dB cutoff frequency of 20 MHz [37] . Fig. 10 shows the input and output voltage waveforms of the PLC receiver. The top waveform is the clock signal with a frequency of 10 MHz. The middle voltage waveform is a sequence of an input data signal 1010 superimposed To measure the maximum tolerable supply voltage droop, the supply voltage was reduced until the PLC receiver failed to function correctly. The lowest supply voltage at which the PLC still could function correctly was observed as 1.377 V. Therefore, the proposed PLC can tolerate a supply voltage droop by 0.423 V or 23.5%.
A micrograph of the entire chip is shown in Fig. 11 . The size of the design is 74.9 μm × 72.2 μm.
V. CONCLUSION
A receiver for PLC at the IC level, which can be applicable to low data rate communications, such as scan design, system debugging, and fault diagnosis, was investigated in this paper. The proposed PLC system adopts a binary ASK modulation scheme, and the PLC receiver consists of three building blocks. The level shifter shifts the dc level of the data signal to a half of the supply voltage. The signal extractor, based on a differential amplifier, removes the dc voltage from the data signal with the aid of a low-pass filter, which mitigates supply voltage fluctuations and droops. The logic restorer, based on a differential Schmitt trigger, extracts logic values from the data signal while improving the noise immunity of the receiver. The PLC receiver was designed to demonstrate the feasibility of a robust receiver as a proof of concept and fabricated in CMOS 0.18-μm technology. The measurements show that the PLC receiver can tolerate a supply voltage drop of 0.423 V or 23.5%. The power dissipation for the receiver is 3.2 mW under 1.8 V supply.
It requires a wide scope of research efforts to exploit the potential of the PLC in ICs fully. To point out a few, modeling of power pins, packages, and PDNs, channel characterization, modulation and multiple access schemes, SNR versus bit-error rates of a given system, design of PLC receivers and transmitters, and adverse impact of the data signals superimposed on power lines to the operation of digital circuits.
